
	Туре	L #	Hits	Search Text	DBs	Time Stamp
1	BRS	L1	0	thread and ins truction adj stream	US- PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	2006/04/17 14:05
2	BRS	L2	1099	thread and instruction adj stream	US- PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	2006/04/17 14:05
3	BRS	L3	450	thread same instruction adj	US- PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	2006/04/17 14:05
4	BRS	L4	0	3 AND register sane data adj element	US- PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	2006/04/17 14:06
5	BRS	L5	18	3 AND register same data adj element	US- PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	2006/04/17 14:11
6	BRS	L6	406	3 AND register	US- PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	2006/04/17 14:11

7	BRS	L7	388	6 not 5	IE: P() :	2006/04/17 14:11
---	-----	----	-----	---------	------------	---------------------

	Туре	L#	Hits	Search Text	DBs	Time Stamp
8	BRS	L8	244	7 and register adj file		2006/04/17 15:06
9	BRS	L9	13045639	@ad<"19950816"	IN: D() •	2006/04/17 14:12
10	BRS	L10	11	7 and 9	IH. D() •	2006/04/17 14:12
11	BRS	L11	49	7 and register adj file and VLIW		2006/04/17 15:10
12	BRS	L12	2	11 and 9		2006/04/17 15:10
13	BRS	L13	244	7 and register adj file		2006/04/17 15:10

14	BRS	L14	6	13 and 9	IH: D() •	2006/04/17 15:10
----	-----	-----	---	----------	------------	---------------------

	Туре	L #	Hits	Search Text	DBs	Time Stamp
15	BRS	L15	4	14 not 12	IF DO •	2006/04/17 15:10



Special session on reconfigurable computing: The happy marriage of architecture and application in next-generation reconfigurable systems

③

Ingrid Verbauwhede, Patrick Schaumont

April 2004 Proceedings of the 1st conference on Computing frontiers


Publisher: ACM Press

Full text available: pdf(398.28 KB) Additional Information: full citation, abstract, references, index terms

New applications and standards are first conceived only for functional correctness and without concerns for the target architecture. The next challenge is to map them onto an architecture. Embedding such applications in a portable, low-energy context is the art of molding it onto an energy-efficient target architecture combined with an energy efficient execution. With a reconfigurable architecture, this task becomes a two-way process where the architecture adapts to the application and vice-vers ...

Keywords: embedded, real-time systems

4 Space-time scheduling of instruction-level parallelism on a raw machine



October 1998 ACM SIGPLAN Notices, ACM SIGOPS Operating Systems Review,
Proceedings of the eighth international conference on Architectural
support for programming languages and operating systems ASPLOS-

VIII, Volume 33, 32 Issue 11, 5

Publisher: ACM Press

Full text available: pdf(1.79 MB)

Additional Information: full citation, abstract, references, citings, index terms

Increasing demand for both greater parallelism and faster clocks dictate that future generation architectures will need to decentralize their resources and eliminate primitives that require single cycle global communication. A Raw microprocessor distributes all of its resources, including instruction streams, register files, memory ports, and ALUs, over a pipelined two-dimensional mesh interconnect, and exposes them fully to the compiler. Because communication in Raw machines is distributed, com ...

5 Exploiting choice: instruction fetch and issue on an implementable simultaneous

multithreading processor

Dean M. Tullsen, Susan J. Eggers, Joel S. Emer, Henry M. Levy, Jack L. Lo, Rebecca L. Stamm

May 1996 ACM SIGARCH Computer Architecture News, Proceedings of the 23rd annual international symposium on Computer architecture ISCA '96, Volume 24 Issue 2

Publisher: ACM Press

Full text available: pdf(1.48 MB)

Additional Information: full citation, abstract, references, citings, index terms

Simultaneous multithreading is a technique that permits multiple independent threads to issue multiple instructions each cycle. In previous work we demonstrated the performance potential of simultaneous multithreading, based on a somewhat idealized model. In this paper we show that the throughput gains from simultaneous multithreading can be achieved *without* extensive changes to a conventional wide-issue superscalar, either in hardware structures or sizes. We present an architecture for s ...

6 Strategies for achieving improved processor throughput

Matthew K. Farrens, Andrew R. Pleszkun

April 1991 ACM SIGARCH Computer Architecture News, Proceedings of the 18th annual international symposium on Computer architecture ISCA '91, Volume 19 Issue 3

Publisher: ACM Press

Full text available: pdf(742.44 KB) Additional Information: full citation, references, citings, index terms Pipeline Architecture C. V. Ramamoorthy, H. F. Li March 1977 ACM Computing Surveys (CSUR), Volume 9 Issue 1 Publisher: ACM Press Full text available: pdf(3.53 MB) Additional Information: full citation, references, citings, index terms Polygon rendering on a stream architecture John D. Owens, William J. Dally, Ujval J. Kapasi, Scott Rixner, Peter Mattson, Ben Mowery August 2000 Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on **Graphics hardware** Publisher: ACM Press Additional Information: full citation, abstract, references, citings, index Full text available: pdf(161.65 KB) The use of a programmable stream architecture in polygon rendering provides a powerful mechanism to address the high performance needs of today's complex scenes as well as the need for flexibility and programmability in the polygon rendering pipeline. We describe how a polygon rendering pipeline maps into data streams and kernels that operate on streams, and how this mapping is used to implement the polgyon rendering pipeline on Imagine, a programmable stream processor. We compare our resul ... Keywords: OpenGL, SIMD, graphics hardware, kernels, media processors, polygon rendering, stream architecture, stream processing, streams A survey of processors with explicit multithreading Theo Ungerer, Borut Robič, Jurij Šilc March 2003 ACM Computing Surveys (CSUR), Volume 35 Issue 1 **Publisher: ACM Press** Additional Information: full citation, abstract, references, citings, index Full text available: pdf(920.16 KB) terms Hardware multithreading is becoming a generally applied technique in the next generation of microprocessors. Several multithreaded processors are announced by industry or already into production in the areas of high-performance microprocessors, media, and network processors. A multithreaded processor is able to pursue two or more threads of control in parallel within the processor pipeline. The contexts of two or more threads of control are often stored in separate on-chip register sets. Unused i ... Keywords: Blocked multithreading, interleaved multithreading, simultaneous multithreading 10 On pipelining dynamic instruction scheduling logic Jared Stark, Mary D. Brown, Yale N. Patt December 2000 Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture Publisher: ACM Press Full text available: pdf(128.82 KB) ps(543.84 KB) Additional Information: full citation, references, citings, index terms

Results (page 1): "data Path" and "register file" and "data element" and therad and "round robin" and pipeli... Page 3 of 6



	GPGPU: general purpose computation on graphics hardware	
•	David Luebke, Mark Harris, Jens Krüger, Tim Purcell, Naga Govindaraju, Ian Buck, Cliff Woolley, Aaron Lefohn August 2004 Proceedings of the conference on SIGGRAPH 2004 course notes GRAPH '04	
	Publisher: ACM Press Full text available: pdf(63.03 MB) Additional Information: full citation, abstract	
	The graphics processor (GPU) on today's commodity video cards has evolved into an extremely powerful and flexible processor. The latest graphics architectures provide tremendous memory bandwidth and computational horsepower, with fully programmable vertex and pixel processing units that support vector operations up to full IEEE floating point precision. High level languages have emerged for graphics hardware, making this computational power accessible. Architecturally, GPUs are highly parallel s	
12	Session 17: architecture: Sunder: a programmable hardware prefetch architecture for numerical loops Tzi-cker Chiueh November 1994 Proceedings of the 1994 ACM/IEEE conference on Supercomputing	
	Publisher: ACM Press	
	Full text available: pdf(922.38 KB) Additional Information: full citation, abstract, references, citings	
	Beyond data caching, data prefetching is by far the most effective way to address the memory access bottleneck associated with high-performance processors. This is particularly true for scientific programs whose working sets cannot be easily fit into the on-chip data cache. This paper proposes a new data prefetching architecture called Sunder, which combines the flexibility and accurateness of software prefetching and the transparency and low-overhead of hardware prefetching. Th	
13	Dataflow Mini-Graphs: Amplifying Superscalar Capacity and Bandwidth Anne Bracy, Prashant Prahlad, Amir Roth December 2004 Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture MICRO 37 Publisher: IEEE Computer Society	
	Full text available: pdf(189.31 KB) Additional Information: full citation, abstract, citings	
	A mini-graph is a dataflow graph that has an arbitrary internal size and shape but the interface of a singleton instruction: two register inputs, one register output, a maximum of one memory operation, and a maximum of one (terminal) control transfer. Previous work has exploited dataflow sub-graphs whose execution latency can be reduced via programmable FPGA-style hardware. In this paper we show that mini-graphs can improve performance by amplifying the bandwidths of a superscalar processor's st	
14	Architectures: A programmable vertex shader with fixed-point SIMD datapath for low	
•	and the state of t	
	Full text available: pdf(427.49 KB) Additional Information: full citation, abstract, references, index terms	
	The real time 3D graphics becomes one of the attractive applications for 3G wireless terminals although their battery lifetime and memory bandwidth limit the system	

Results (page 1): "data Path" and "register file" and "data element" and therad and "round robin" and pipeli... Page 5 of 6

resources for graphics processing. Instead of using the dedicated hardware engine with complex functions, we propose an efficient hardware architecture of low power vertex shader with programmability. Our architecture includes the following three features: *I*) a fixed-point SIMD datapath to exploit parallelism in vertex process ...

The M-Machine multicomputer Marco Fillo, Stephen W. Keckler, William J. Dally, Nicholas P. Carter, Andrew Chang, Yevgeny Gurevich, Whay S. Lee December 1995 Proceedings of the 28th annual international symposium on Microarchitecture Publisher: IEEE Computer Society Press Full text available: pdf(1.29 MB) Additional Information: full citation, references, citings, index terms	
Graphics rendering architecture for a high performance desktop workstation Chandlee B. Harrell, Farhad Fouladi September 1993 Proceedings of the 20th annual conference on Computer graphics and interactive techniques Publisher: ACM Press Full text available: pdf(346.15 KB) Additional Information: full citation, references, citings, index terms	
Compilation: Cluster assignment of global values for clustered VLIW processors Andrei Terechko, Erwan Le Thénaff, Henk Corporaal October 2003 Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems	
Full text available: pdf(330.94 KB) Additional Information: full citation, abstract, references, index terms In this paper high-level language (HLL) variables that are alive in a whole HLL function, across multiple scheduling units, are termed as global values. Due to their long live ranges and, hence, large impact on the schedule, the global values require different compiler optimizations than local values, which span across only one scheduling unit. The instruction scheduler for a clustered ILP processor, which is responsible for cluster assignment of operations and variables, faces a difficult probl Keywords: ILP, VLIW, cluster assignment, compiler, instruction scheduler, register allocation	
Ray tracing vs. scan conversion: Comparing Reyes and OpenGL on a stream architecture John D. Owens, Brucek Khailany, Brian Towles, William J. Dally September 2002 Proceedings of the ACM SIGGRAPH/EUROGRAPHICS conference on Graphics hardware Publisher: Eurographics Association Full text available: pdf(136.72 KB) Additional Information: full citation, abstract, references, citings, index terms The OpenGL and Reyes rendering pipelines each render complex scenes from similar scene descriptions but differ in their internal pipeline organizations. While the OpenGL organization has dominated hardware architectures over the past twenty years, a Reyes organization differs in several important ways from OpenGL, including a shader coordinate	
	Marco Fillo, Stephen W. Keckler, William J. Dally, Nicholas P. Carter, Andrew Chang, Yevgeny Gurevich, Whay S. Lee December 1995 Proceedings of the 28th annual international symposium on Microarchitecture Publisher: IEEE Computer Society Press Full text available: pdf(1.29 MB) Additional Information: full citation, references, citings, index terms Graphics rendering architecture for a high performance desktop workstation Chandlee B. Harrell, Farhad Fouladi September 1993 Proceedings of the 20th annual conference on Computer graphics and interactive techniques Publisher: ACM Press Full text available: pdf(346.15 KB) Additional Information: full citation, references, citings, index terms Compilation: Cluster assignment of global values for clustered VLIW processors Andrei Terechko, Erwan Le Thénaff, Henk Corporaal October 2003 Proceedings of the 2003 International conference on Compilers, architecture and synthesis for embedded systems Publisher: ACM Press Full text available: pdf(330.94 KB) Additional Information: full citation, abstract, references, index terms In this paper high-level language (HLL) variables that are alive in a whole HLL function, across multiple scheduling units, are termed as global values. Due to their long live ranges and, hence, large impact on the schedule, the global values require different compiler optimizations than local values, which span across only one scheduling unit. The instruction scheduler for a clustered ILP processor, which is responsible for cluster assignment of operations and variables, faces a difficult probl Keywords: ILP, VLIW, cluster assignment, compiler, instruction scheduler, register allocation Ray tracing vs. scan conversion: Comparing Reyes and OpenGL on a stream architecture John D. Owens, Brucek Khailany, Brian Towles, William J. Dally September 2002 Proceedings of the ACM SIGGRAPH/EUROGRAPHICS conference on Graphics hardware Publisher: Eurographics Association Full text available: pdf(136.72 KB) Additional Information: full citation, abstrac

tessellation and sampling instead of triangle rasterization. Hardw ...

19 A low-power memory hierarchy for a fully programmable baseband processor Wolfgang Raab, Hans-Martin Bluethgen, Ulrich Ramacher June 2004 Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture WMPI '04 Publisher: ACM Press Full text available: pdf(431.55 KB) Additional Information: full citation, abstract, references, index terms Future terminals for wireless communication not only must support multiple standards but execute several of them concurrently. To meet these requirements, flexibility and ease of programming of integrated circuits for digital baseband processing are increasingly important criteria for the deployment of such devices, while power consumption and area of the devices remain as critical as in the past. The paper presents the architecture of a fully programmable system-on-chip for digital signal proces ... Keywords: baseband processor, low-power memory, memory hierarchy, multi-tasked processor, task interleaving ²⁰ Trident: a scalable architecture for scalar, vector, and matrix operations Mostafa I. Soliman, Stanislav G. Sedukhin January 2002 Australian Computer Science Communications, Proceedings of the seventh Asia-Pacific conference on Computer systems architecture -Volume 6 CRPITS '02, Volume 24 Issue 3 Publisher: Australian Computer Society, Inc., IEEE Computer Society Press Additional Information: full citation, abstract, references, citings, index Full text available: pdf(814.51 KB) terms Within a few years it will be possible to integrate a billion transistors on a single chip. At this integration level, we propose using a high level ISA to express parallelism to hardware instead of using a huge transistor budget to dynamically extract it. Since the fundamental data structures for a wide variety of applications are scalar, vector, and matrix, our proposed Trident processor extends the classical vector ISA with matrix operations. The Trident processor consists of a set of paralle ... **Keywords**: data parallelism, parallel processing, ring register file, scalable hardware, vector/matrix processing Results 1 - 20 of 200 Result page: 1 2 3 4 5 6 7 8 9 10 next The ACM Portal is published by the Association for Computing Machinery. Copyright © 2006 ACM, Inc. Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads: Adobe Acrobat QuickTime Windows Media Player